In high speed ADC, comparator influences the overall performance of ADC directly. This paper describes a very high speed and high resolution preamplifier comparator. The comparator use a self biased differential amp to increase the output current sinking and sourcing capability. The threshold and width of the new comparator can be reduced to the millivolt (mV) range, the resolution and the dynamic characteristics are good. Based on UMC 0.18um CMOS process model, simulated results show the comparator can work under a 25dB gain, 55MHz speed and 210.10µW power .
INTRODUCTION
High speed ADC is essential part of modern data communication receivers and hard disk drive read channels [6] , [7] . Recently several high-speed, high-resolution CMOS pipelined A/D converters with the operational frequency up to MHz have been reported [4] , [5] . ADCs are widely used in many applications including data storage systems, fast serial links and high-speed measurement instruments. The preamplifier latch comparator [1], [2] , combines the application of both comparators, to enhance the performance of A/D converter.
In this paper, architecture for a high-speed comparator is presented. In high speed analog-to-digital converters, the performance of comparator especially speed and resolution has a crucial influence on the overall performance that can be achieved by using preamplifier, latch stage and a self-biased differential amplifier. The comparator senses the charge imbalance produced by the input at the preamplifier and reacts to that imbalance to create desired digital voltage levels at the output.
STRUCTURE AND OPERATION OF CIRCUIT

A. Preamplifier
The pre-amplifier used in this design is a simple common source differential amplifier with PMOS transistors as active loads. Pre-amplifier is followed by a small circuit which is basically used for two main functions. First is the amplified weak signal to desired level and second it passes to the input of the latch comparator because latch comparator have minimum propagation delay at high input. There are several types of comparator which can provide the high speed, such as CMOS comparator, the conventional three stage comparator, regenerative latch comparator and preamplifier latch comparator. Open loop comparator can obtain high speed by cascading several stages. Speed is limited by the bandwidth of amplifier. Dynamic latch comparator has high speed but poor resolution because of higher offset.
Block Diagram of pre-amp Latch Comparator
Vin (+) and Vin (-) are the two input signals for the preamplifier. The change in these two signals is amplified by the per-amplifier. From the pre-amplifier, the amplified voltage difference is transferred to the input of the latch part.
Fig1 shows the small signal model for the calculation of the gain of the preamplifier. V is decreased, M5 turn on and a larger current is sunk through the output capacitance via M5. Thus, this circuit has ability to source and sink large currents without a large quiescent current.
D. Output Driver
The comparator has large capacitive load. The chances are that its slew rate is limited. By connecting output driver at output the minimum loading effect will occur. If the (W/L) increases by factor of 2.72, the minimum propagation time is achieved.
DESIGN AND OPTMIZATION OF CIRCUIT A. Improve GB of Differential Comparator
The gain bandwidth (GB) product should be high [11] . In the high speed comparator, the differential amplifier should have a wide bandwidth [3] . Meanwhile, it should have a high gain to amplify the input signals. GB can be increase by increasing drain current of transistor M5 and decreasing compensation capacitor Cc.
Figure 4. Circuit diagram of the preamplifier latch comparator
But when we increase the current in transistor M5 the DC gain start decreasing and power consumption will also increase. So we have to choose the appropriate vale of drain current of transistor M5. Gain of first stage (1)
Gain of second stage 2=
Total Gain Gain and Bandwidth of the system is important for high resolution and high speed operation. From the above equations Gain Bandwidth (GB) can be increase by increasing aspect ratio of the transistor M1, M2 and it also depends on compensation capacitor (Cc).
B. High Resolution of Comparator
Latch comparator has faster response, but input should be large. So latch added after pre-amp have large input amplified by pre-amp. Pre-amp added before latch will reduce the offset because offset will not transfer continuously during complete cycle. The offset voltage can be expressed by the equation: In this paper the pre-amp has a high gain, so the main offset voltage is caused by the pre-amp. According to the analysis in the literature [17] , this offset can be approximately expressed by the equation 
C. High Speed of the Comparator
If we use multistage or latch comparator individually propagation delay will be more, so combining these two propagation delays will reduce. High speed can be achieved. The time constant of latch is:
If C is mostly the gate-source capacitance, then the latch time constant can be expressed as
In where W, L, I denote the width, length, and initial current of the transistor respectively.
The propagation delay of latch can be found be found by: 
SIMULATED RESULTS
In the circumstance of cadence composer, based on UMC 0.18µm CMOS process model the graphs (a), (b), (c) and (d) given below are of gain, offset voltage, propagation delay and power consumption. The observed values are 25dB, 17.11µV, 18.18ns and 210.10μW respectively. The graph (e) shows the layout of the comparator. The gain calculation is done by the equation (2) . The stability of the system can be done by selecting appropriate value of load capacitor for good phase margin. However the mean value of the absolute value of the offset is approximately 17.11µV. Hence input signals can amplify enough to overcome the offset voltage at a wide bandwidth. 
CONCLUSION
The paper introduces a novel high speed comparator. The resolution and the dynamic characteristics are also good. It is designed and simulated in a UMC 0.18µm technology. The simulation results show its gain is 25dB which is important for high resolution. The propagation delay is 18.18ns it is suitable for high speed ADC. 
